[1]杨亮亮,周云飞,潘海鸿,等.步进扫描投影光刻机同步机制研究[J].中国机械工程,2009,20(1):20-23,43.
Yang Liangliang,Zhou Yunfei,Pan Haihong,et al.Research on Synchronous Mechanism of Step-scan Projection Lithography[J]. China Mechanical Engineering,2009,20(1):20-23,43.
[2]穆海华,周云飞,周艳红.洛仑兹电机运动控制耦合机理分析及动力学建模[J].中国电机工程学报,2009,29(15):95-100.
Mu Haihua,Zhou Yunfei,Zhou Yanhong.Coupling Mechanism Analysis and Dynamic Modeling for Lorentz Motor Motion Control[J]. Proceedings of the CSEE,2009,29(15):95-100.
[3]程鑫,周云飞.针对多轴精密同步运动控制的并行计算架构设计[J].中国机械工程,2011,22(18):2156-2162.
Cheng Xin, Zhou Yunfei. Design of Parallel Computing Architecture for Multi-axis Ultra-precise Synchronous Motion Control[J]. China Mechanical Engineering,2011,22(18):2156-2162.
[4]Kohout J, George A D. A High-performance Communication Service for Parallel Computing on Distributed DSP Systems[J]. Parallel Computing,2003,29:851-878.
[5]Milenkovic A, Milutinovic V. A Performance Evaluation of Cache Injection in Bus-based Shared Memory Multiprocessors[J]. Microprocessors and Microsystems,2002,26(2):51-61.
[6]Bruck J, Dolev D, Ho C T, et al. Efficient Message Passing Interface(MPI) for Parallel Computing on Clusters of Workstations[J]. Journal of Parallel and Distributed Computing,1997,40(1):19-34.
[7]Lauria M, Chien A. MPI-FM:High Performance MPI on Workstation Clusters[J]. Journal of Parallel and Distributed Computing, 1997, 40(1): 4-18.
[8]Hurwitz J, Feng Wuchun. Analyzing MPI Performance Over 10-Gigabit Ethernet[J]. Journal of Parallel and Distributed Computing, 2005, 65(10):1253-1260.
[9]Karwande A, Yuan Xin, Lowenthal D K. An MPI Prototype for Compiled Communication on Ethernet Switched Clusters[J]. Journal of Parallel and Distributed Computing, 2005, 65(10): 1123-1133.
[10]Yan Luxin,Zhang Tianxu,Zhong Sheng. A DSP/FPGA-based Parallel Architecture for Real-time Image Processing[C]//Proc. of 6th World Congress on Control and Automation.Dalian,China,2006:10 022-10 025.
[11]潘昉晟,赵峰,奚军,等.基于FPGA和多DSP的并行信号处理系统的实现[J].计算机工程,2006,32(23):247-249.
Pan Fangsheng, Zhao Feng, Xi Jun, et al. Implementation of Parallel Signal Processing System Based on FPGA and Multi-DSP[J]. Computer Engineering,2006,32(23):247-249. |